White Papers

Intel Xeon D: A Significant Leap Forward in General Purpose Processor (GPP) Technology Across the Spectrum of Defense Applications

April 10, 2017 | BY: Marc Couture

Download PDF

Defense platforms and their associated physically constrained payloads have long been the limiting factor in terms of mission capability. In other words, there is a set power budget available, maximum weight and volume limits, and a fixed ceiling of heat that can be removed dependent on the particular platform-based payload. Whatever processing can be performed in this fixed size, weight and power (SWaP) envelope dictates and limits mission capability associated with the particular function of the payload.

Given the mandate to maximize performance for a given enclosure, the defense industry has largely gravitated towards using a mixture of heterogeneous processing elements with the idea being that developers play to the strengths of these individual elements, applying them to the most appropriate sensor processing stage. Three of the biggest contenders have been FPGAs, GPPs, and GPGPUs. FPGAs and GPGPUs have experienced tremendous strides in terms of processing densities. However, General Purpose Processors (GPPs) have not been experiencing this same rapid gain in functionality, for instance being limited to four cores as with the case of the Intel® Core™ i7 family. That is until now, where the GPP has been propelled forward, with the advent of a new multi-core Intel architecture family, the Xeon® D. This white paper will explore the technology behind the Xeon D’s flexibility and how it can solve a diverse range of military and aerospace challenges.

Board Architectural Options

Download our Intel Xeon D: A Significant Leap Forward White Paper to read more about:

  • Intel Xeon D
  • Using a common technology for multiple applications
  • Maximizing compute power
  • Overcoming sensor fusion challenges
  • Tackling the mobile server


Author’s Biography

Marc Couture

Senior Product Manager for Intel, Power Architecture, and GPGPU based Digital Signal Processors

Marc Couture is the Senior Product Manager for Intel, Power Architecture, and GPGPU based Digital Signal Processors in the ISR Solutions group at Curtiss-Wright. He has worked in the Embedded COTS industry for over 20 years having specialized in High Performance Embedded Computing and RF/Microwave technologies. Marc is a graduate of the University of Massachusetts Dartmouth with a Masters of Science in Electrical Engineering.

Share This Article

  • Share on Linkedin
  • Share on Twitter
  • Share on Facebook
  • Share on Google+
Connect With Curtiss-Wright Connect With Curtiss-Wright Connect With Curtiss-Wright


Contact our sales team today to learn more about our products and services.





Our support team can help answer your questions - contact us today.