AXN/DSI/402 Axon Discrete Input - 24 Channel

  • Downloads
  • SPECIFICATIONS
  • SUPPORT
  • REQUEST A QUOTE

Key Features

  • 24 differential ended, discrete, bi-level input channels
  • 24 independent, 32-bit counters with ten different operating modes
  • 40 ns internal resolution
  • FIFO based time tagging
  • High input impedance (1 MΩ)

Applications

  • Engine speed measurement
  • Data capture from a parallel bus
  • Timestamping of events
AXN/CHS/16U - Axon chassis, 16 user-slots

AXN/CHS/16U - Axon chassis, 16 user-slots

The AXN/CHS/16U is a 16 user-slot Axon chassis, which along with the housing and backplane, includes an isolated 100W power supply for the controller and user-modules. A wide input operating...

AXN/DSI/401 - 24 Channel Discrete Input

The AXN/DSI/401 is an Axon bus monitoring module that monitors the status (high/low) of up to 24 differential ended discrete input channels. Each of these has an assigned programmable 32-bit...

CONTACT SALES/SUPPORT


We’d like to keep in touch and send you updates on our products, news and developments – please tick below to make sure you don’t miss out. You can unsubscribe at any time by clicking on the unsubscribe link at the bottom of the emails. Your personal information will not be shared with any person or organization outside of Curtiss-Wright. Review our privacy policy.

The AXN/DSI/402 monitors the status (high/low) of up to 24 differential ended discrete input channels. Each of these has an assigned programmable 32-bit counter. Additionally each of the inputs can be used to trigger time tagged events.

Each counter can be programmed to operate in one of the following modes: Period, Pulse Width, Duty Cycle, Frequency, Events Since Sample, Events Since Power Up, Events Since Trigger, Samples Since Power Up, Samples Since Event, or Time Since Event. The range of each counter is programmable, as is the threshold (within ±28V), hysteresis (0.8 to 20V) and sensitivity to the rising/falling edge.

All the channels control the time tagging to the 1K word deep FIFO (96 bits wide each word). For each input, time tagging can be triggered by a rising edge, falling edge, both edges, or neither (when the channel is disabled). Every time a trigger occurs, a 96-bit word is written to the FIFO consisting of the 24 inputs (configurable to be either input state after the change or value representing the bits which triggered the event) and the 64-bit time at which the event happened. You can choose to store up to 60 bits IRIG time or 64-bit IEEE 1588-2004 Precision Time Protocol version 1 (PTPv1) time in the FIFO. There are also three FIFO flags which indicate that the FIFO is empty, that a message has been skipped, or that a message is stale.

Product Finder

Connect With Curtiss-Wright Connect With Curtiss-Wright Connect With Curtiss-Wright
Sales

CONTACT SALES

Contact our sales team today to learn more about our products and services.

YOUR LOCATION

PRODUCT INFORMATION

Support

GET SUPPORT

Our support team can help answer your questions - contact us today.

REQUEST TYPE

SELECT BY

SELECT Topic