Navigating The VPX Ecosystem VITA Open Standards

March 14, 2018 | BY: Jeremy Banks

Download PDF

Understanding the VPX ecosystem and determining how standards fit together is vital to achieving key system design objectives.  Why?  Because requirements and technology are constantly changing.  Navigating the VPX ecosystem is like biking several miles on old terrain.  You have a bike and supplies, but are they the right tools should new obstacles arise?  Though VPX related standards are built on solid foundations, new standards dovetail in as new requirements come to market or become more practical.  Like the old bike path, where new roads or detours may have developed, learning what these new standards are, which are ratified and what problems they solve make it easier to identify which specifications can work together and which are no longer needed.  With the VPX suite of standards, associated embedded computing standards and its compliant building block products, the systems designer has the ability to architect a wide range of rugged high performance solutions.  For example, a new generation of high-speed transceiver cards using high performance FPGAs, like Curtiss-Wright’s VPX3-535, relies on a range of inter-related VPX standards.  Some of these standards focus on high power and high temperature related requirements, such as the recent ANSI/VITA 48.8 AFT, which solves the problem of high power and high heat density efficiently, economically and practically.

VITA Open Standards

The suite of standards that make up and support the VPX ecosystem are mainly developed and defined under the VITA trade association’s VSO standards body.  These definitions then progress to ANSI ratification.  Next generation VPX cards are likely to use the baseline standards below:

  • VPX and its associated standards: ANSI/VITA 46
  • Environmental and safety standards: VITA 47
  • Enhanced cooling for VPX: ANSI/VITA 48
  • OpenVPX standard for improved profile definitions: VITA 65
  • Optical IO blind mate within VPX: VITA 66
  • Coaxial IO blind mate within VPX: VITA 67

Over time VITA standards have proven its ability to adapt and thrive.  For the systems designer, it is beneficial to understand the palette and tools at their disposal to see what new colors have been added to help support the development of a vibrant solution.

Find out more about how to identify VITA standards by reading our whitepaper:  The VPX Ecosystem

Jeremy Banks, ISR, embedded computing

Author’s Biography

Jeremy Banks

Product Marketing Manager, ISR Solutions

Jeremy Banks is a Product Marketing Manager for Sensor and I/O Processing in the ISR group at Curtiss-Wright. He has been involved in the defence embedded computing industry for over 25 years holding positions in engineering design, marketing and product management in DSP, Multi-Processing, RF IO, SBCs, FPGAs and System solutions. Jeremy is a graduate of the University of Surrey in Electronic and Electrical engineering.

Share This Article

  • Share on Linkedin
  • Share on Twitter
  • Share on Facebook
  • Share on Google+
Want to add a comment? Please login
Connect With Curtiss-Wright Connect With Curtiss-Wright Connect With Curtiss-Wright


Contact our sales team today to learn more about our products and services.





Our support team can help answer your questions - contact us today.